



**UNITED STATES DEPARTMENT OF COMMERCE**  
**Patent and Trademark Office**

Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.
-----------------	-------------	----------------------	---------------------

09/048,932 03/26/98 KLEIN

D MEI-97-01386

022835 WM02/1107  
PARK, VAUGHAN & FLEMING LLP  
508 SECOND STREET  
SUITE 201  
DAVIS CA 95616

EXAMINER

LO, L

ART UNIT

PAPER NUMBER

2614

DATE MAILED:

11/07/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

# Office Action Summary

Application No.

09/048,932

Applicant(s)

KLEIN, DEAN A.

Examiner

Linus H Lo

Art Unit

2614

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

## Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 24 August 2001.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-7,9-16 and 18-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-7,9-16 and 18-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

## Priority under 35 U.S.C. §§ 119 and 120

- 13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

## Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_

## DETAILED ACTION

### *Claim Rejections - 35 USC § 102*

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 2, 7, 10, and 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Dea '208.

Considering claim 1(Amended), Dea discloses a device relating to the field of video processing and in particular, to the compression and decompression of video signals. Dea discloses the following claimed subject matter, note:

- a) the claimed video input port, for receiving video data for a current video frame is met by bus interface 200 ( FIG. 2, column 6, lines 42-44);
- b) the claimed video input buffer coupled to the video input port , for storing video data from the video input port is met by the current frame memory 204 ( FIG. 2, 3A, and column 6, lines 42-44) ;
- c) the claimed previous frame buffer , for storing at least a portion of a previous video frame is met by previous image memory 206 ( FIG. 2, 3A and column 5, lines 38-47), wherein the described previous image block is the previous video frame;
- d) the claimed operation unit coupled to the video input buffer and the previous frame buffer, for performing an operation between data from the video input buffer and data from the previous frame buffer is met by the compression/decompression accelerator

120 ( FIG. 2, 3A , and column 9, line 57- column 10, line 3), whereas the described frame difference determination by the frame difference block 220 is considered as the claimed operation;

- e) the claimed result buffer coupled to the operation unit , for storing the result of an operation from the operation unit is met by the encoded data storage buffer 248(332) ( FIG. 2, 3A, and column 9, line 57- column 10, line 3, column 15, lines 8-13 and column 10, line 53-column 11, line 7); and
- f) the claimed wherein the apparatus resides inside of a core logic chip for a computer system is met by the compress/decompression accelerator 120 that includes the function frame difference block 220 ( column 6, lines 36-44, and column 5, lines 42-47, and FIG. 1 and 2), where the description at column 5 and Fig. 2 elucidated the compressor/decompressor 120 is a circuitry within the video interface system that interface with the processor 112 to the RAM by way of accelerator bus interface.

Considering claim 2, the claimed memory port coupled to the previous frame buffer and the result buffer, for transferring data to and from a memory that stores video data from the video input port and result data from the result buffer is met by bus interface 200 (FIG. 2, column 5, lines 38-47, and column 7, lines 39-44), whereas the passage from column 5 described that the memory port is coupled to the previous frame buffer, while excerpt from column 7 described the memory port is coupled to the result buffer.

Considering claim 7, note:

- a) the claimed video input buffer stores a block of data from the video input port is met by the data of current image block 326 ( column 6, lines 42-44 and column 10, lines 53-56);
- b) the claimed previous frame buffer stores a block of data from the previous video frame is met by previous image block (column 5, lines 38-47);
- c) the claimed result buffer stores a block of data from the operation unit is met by the buffer 248 (column 10, lines 53-56, and column 9, line 60- column 10, line 3); and
- d) the claimed operation unit performs an operation between a block of data from the video input port and a block of data from the previous frame buffer is met by the description at column 9, line 60- column 10, line 3, where the frame different block 220 is considered as the operation unit.

Considering claim 10, the claimed additional resources within the apparatus, for compressing the video data from the video input port is met by the element in FIG. 2 and description at column 6, lines 36-64, where the compression/decompression accelerator 120 consists of additional resources for the purpose of compression.

Considering claim 20(amended) , claim 20 recites the same limitations as in claim 1, namely the claimed video input port, the video input buffer, the previous frame buffer, the operation unit and the result buffer and the apparatus as a core logic chip, thus claim 20 is

Art Unit: 2614

rejected for the same reason as claim 1. Additionally, the claimed central processing unit within the computer system is met by the processor 112 ( FIG. 1 and column 4, lines 37-45).

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 3, 4, 5 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dea '208.

Considering claim 3, Dea discloses all the claimed limitations except for the claimed memory coupled to the memory port for storing the video data from the video input port and result data from the result buffer, wherein the video data is stored in a current frame area in the memory and the result data is stored in a difference frame area in the memory.

Nonetheless, Dea teaches *a memory for storing the video data from the video input port and result data from the result buffer*, wherein the video data is stored in a current frame area in the memory and the result data is stored in a difference frame area in the memory as described by memory 114 ( column 10, lines 39-46, and column 11, lines 8-18), whereas the excerpt from column 10 described the video data is stored in a current frame area in the

memory 114, and the passage from column 11 elucidated the result data is stored in a difference frame area in the memory 114.

Since Dea further teaches that RAM, memory, coupled to the memory port(bus interface 200) as described at column 5, lines 38-42, and it would have been obvious for one having ordinary skill to recognize that memory must be coupled to a memory port in order for the contents of the memory to be read from or written into the memory location. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the cumulative features of the claimed memory **coupled to the memory port** for storing the video data from the video input port and result data from the result buffer, wherein the video data is stored in a current frame area in the memory and the result data is stored in a difference frame area in the memory in the system of Dea.

Considering claim 4, the claimed wherein the memory stores a current video frame and a previous video frame in the same location in the memory, allowing the current video frame to be written over the previous video frame is met by the description at column 12, lines 24-44, whereas the described physical buffer memory 350 which originally stores previous image and subsequently a current image is being stored in the same location in physical buffer memory 350.

Considering claim 5, the system of Dea disclose the claimed invention except for the claimed wherein the memory also stores instructions and data for a central processing unit of a computer system.

Nevertheless, Dea teaches *a memory* for the computer system in the memory as the description of DRAM 114 at column 4, lines 52-63, and furthermore Dea teaches that the video processing system 100 (computer system) utilizes executable program instructions (column 4, lines 36-51). Examiner takes Official Notice that a processing system (computer system) stores instructions for the computer system in the memory in order for the system to retrieve and execute the programmed instruction would be within the level of one having ordinary skill in the art. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the memory also stores instructions and data for a central processing unit of a computer system in the system of Dea.

Considering claim 12, Dea discloses all the claimed limitation except for the claimed video input buffer being a register that **stores less than one video frame**.

Nonetheless, Dea teaches a video input buffer functioning as the register as described in above claim 1, and it has been held that merely recognize the difference in the storage size of a memory component would have involved a routine skilled in the art. It is well recognized that a smaller storage capacity memory device has a benefit of more cost efficiency in manufacturing which is a less expensive part than the larger size storage device.

Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the well noticeable advantage as discussed above and further realize the claimed video input buffer is a register that stores less than one video frame in the system of Dea.



Art Unit: 2614

5. Claims 6, and 13-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dea in view of Abramatic et al. '383.

Considering claim 6. Dea discloses the claimed invention except for the claimed limitation of wherein the operation unit performs an exclusive-OR operation between data from the video input buffer and data from the previous frame buffer.

Nonetheless, Dea teaches that the operation unit performs *a computing of the difference frame* between data from the video input buffer and data from the previous frame buffer as discuss above in claim 1.

Additionally, Abramatic et al. teach that a form of compression consists detecting variations (difference) between one image and the next as described at column 2, lines 53-56. Abramatic et al. discloses the claimed operation unit performs an exclusive-OR operation between data from the video input buffer and data from the previous frame buffer as met by the description at column 6, lines 52-58, whereof the described previous image at the input 55 and the arrival of new points at the input 57 which are respectively considered as the previous and current video frame.

Since Abramatic et al. teach that XOR function for the difference calculation 56 which has the advantage of providing a less complicated means for the difference calculation techniques as elucidated at column 7, lines 32-35. Therefore it would have been obvious to one have ordinary skilled in the art at the time the invention was made to recognize the advantage and the claimed operation unit performs an exclusive-OR operation between data from the

video input buffer and data from the previous frame buffer as taught by Abramatic et al. in the system of Dea.

Considering claim 13(Amended), Dea discloses a device relating to the field of video processing and in particular, to the compression and decompression of video signals. Dea discloses the following claimed subject matter, note :

- a) the claimed video input port, for receiving video data for a current video frame is met by bus interface 200 ( FIG. 2, column 6, lines 42-44);
- b) the claimed video input buffer coupled to the video input port , for storing video data from the video input port is met by the current frame memory 204 ( FIG. 2, 3A, and column 6, lines 42-44) ;
- c) the claimed previous frame buffer , for storing at least a portion of a previous video frame is met by previous image memory 206 ( FIG. 2, 3A and column 5, lines 38-47), wherein the described previous image block is the previous video frame;
- d) the claimed result buffer coupled to the operation unit , for storing the result of an operation from the operation unit is met by the encoded data storage buffer 248(332) ( FIG. 2, 3A, and column 9, line 57- column 10, line 3, column 15, lines 8-13 and column 10, line 53-column 11, line 7);
- e) the claimed memory port coupled to the previous frame buffer and the result buffer, for transferring data to and from a memory that stores video data from the video input port and result data from the result buffer is met by bus interface 200 (FIG. 2, column 5, lines 38-47, and column 7, lines 39-44), wherein the passage from column 5

described that memory port coupled to previous frame buffer, while excerpt from column 7 described the memory port coupled to result buffer; and

- f) the claimed wherein the apparatus resides inside of a core logic chip for a computer system is met by the compress/decompression accelerator 120 that includes the function frame difference block 220 ( column 6, lines 36-44, and column 5, lines 42-47, and FIG. 1 and 2), where the description at column 5 and Fig. 2 elucidated the compressor/decompressor 120 is a circuitry within the video interface system that interface with the processor 112 to the RAM by way of accelerator bus interface.

However, Dea does not explicitly disclose the following limitations , note:

- a) the claimed exclusive-OR unit coupled to the video input buffer and the previous frame buffer, for performing an exclusive-OR operation between data from the video input buffer and data from the previous frame buffer, and
- b) the claimed memory coupled to the memory port for storing the video data from the video input port and result data from the result buffer, wherein the video data is stored in a current frame in the memory and the result data is stored in a difference frame in the memory.

In regarding to (a), Dea teaches that *an operation unit* coupled to the video input buffer and the previous frame for performing *a computing of the difference frame* between data from the video input buffer and data from the previous frame buffer as described by the compression/decompression accelerator 120 ( FIG. 2, 3A , and column 9, line 57- column 10,

line 3), wherein the described frame difference determination by the frame difference block 220 is considered as the operation;

Nonetheless, Abramatic et al. teach that a form of compression consists in detecting variations (difference) between one image and the next as described at column 2, lines 53-56. Abramatic et al. disclose the claimed exclusive-OR unit, for performing an exclusive-OR operation between data from the video input buffer and data from the previous frame buffer as met by the description at column 6, lines 52-58, whereof the described previous image at the input 55 and the arrival of new points at the input 57 which are respectively considered as the previous and current video frame.

Since Abramatic et al. teach that XOR function for the difference calculation 56 which has the advantage of providing a less complicated means for the difference calculation techniques as elucidated at column 7, lines 32-35. Therefore it would have been obvious to one have ordinary skilled in the art at the time the invention was made to recognize the advantage and the claimed exclusive-OR unit, coupled to the video input buffer and the previous frame buffer, for performing an exclusive-OR operation between data from the video input buffer and data from the previous frame buffer as taught by Abramatic et al. in the system of Dea.

In regarding to (b), it is noted that Dea teaches *a memory for storing the video data from the video input port and result data from the result buffer*, wherein the video data is stored in a current frame area in the memory and the result data is stored in a difference frame area in the memory as described by memory 114 (column 10, lines 39-46, and column 11, lines 8-18), whereas the excerpt from column 10 described the video data is stored in a current frame area

in the memory 114, and the passage from column 11 elucidated the result data is stored in a difference frame area in the memory 114.

Since Dea further teaches that RAM, memory, coupled to the memory port(bus interface 200) as described at column 5, lines 38-42, and it would have been obvious for one having ordinary skill to recognize that memory must be coupled to a memory port in order for the contents of the memory to be read from or written into the memory location. Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the cumulative features of the claimed memory **coupled to the memory port** for storing the video data from the video input port and result data from the result buffer, wherein the video data is stored in a current frame area in the memory and the result data is stored in a difference frame area in the memory in the system of Dea and Abramatic et al..

Considering claim 14, the claimed wherein the memory stores a current video frame and a previous video frame in the same location in the memory, allowing the current video frame to be written over the previous video frame is met by the description at column 12, lines 24-44, whereas the described physical buffer memory 350 which originally stores previous image and subsequently a current image is being stored in the same location in physical buffer memory 350.

Considering claim 15, the system of Dea and Abramatic et al. disclose the all the claimed limitations except for the claimed limitation wherein the memory also stores instructions and data for a central processing unit of a computer system.

Nevertheless, Dea teaches *a memory* for the computer system in the memory as the description of DRAM 114 at column 4, lines 52-63, and furthermore Dea teaches that the video processing system 100 (computer system) utilizes executable program instructions (column 4, lines 36-51). Examiner takes Official Notice that a processing system (computer system) stores instructions for the computer system in the memory in order for the system to retrieve and execute the programmed instruction would be within the level of one having ordinary skill in the art. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the memory also stores instructions and data for a central processing unit of a computer system in the system of Dea and Abramatic et al.

Considering claim 16, note:

- a) the claimed video input buffer stores a block of data from the video input port is met by the data of current image block 326 of Dea (column 6, lines 42-44 and column 10, lines 53-56);
- b) the claimed previous frame buffer stores a block of data from the previous video frame is met by previous image block of Dea (column 5, lines 38-47);
- c) the claimed result buffer stores a block of data from the operation unit is met by the buffer 248 of Dea (column 10, lines 53-56, and column 9, line 60- column 10, line 3);  
and
- d) the claimed exclusive-OR unit performs an exclusive-OR operation between a block of data from the video input port and a block of data from the previous frame buffer is met

by the description of difference calculator performs an X-OR function at column 6, lines 52-58 of Abramatic et al., whereof the described previous image at the input 55 and the arrival of new points at the input 57 which are respectively considered as the previous and current video blocks.

6. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dea '208 in view of Yan '374.

Considering claim 9, Dea discloses all the claimed limitation except for the claimed wherein the apparatus comprises part of a video conferencing system.

Nonetheless, Dea teaches a compressed video data is being generated and utilized from the disclosed compression/decompression accelerator 120 as described at column 4, line 17-22. Additionally, Yan teaches the generated compressed video signal that is commonly having the application in videophone, video conference and other audio-visual transmission over networks as described at column 3, lines 52-64, and which immanently consists part of a video conference system.

Since Dea recognizes a compressed video data is being generated and utilized as described above, and further Yan additionally demonstrated the compressed video data has an applications in the usage of video conference which would have be immanently consists part of a video conference system. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the claimed apparatus which comprises part of a video conferencing system as taught by Yan in the system of Dea, in order

to recognize the benefit of bandwidth conservation of compressed video data in the usage of video conferencing.

7. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Dea '208 in view of Hardiman ' 223.

Considering claim 11, Dea discloses all the claimed limitations except for the claimed color space conversion circuit coupled between the video input port and the video input buffer.

Hardiman discloses an invention which relates to compression coding of a video program. Hardiman discloses the claimed color space conversion circuit coupled between the video input port and the video input buffer is met by the subsampler and color space converter 80 ( column 3, lines 47-57, column 6, lines 55-64, and FIG. 2), where the described video data/bus and the subsample FIFO are considered as the video input port and buffer, respectively.

Since it was well known in the art that the color space conversion on video would recognize the benefit of properly converting the video information from a computer processed information into a displayable signal for image displaying (column 3, lines 47-57). Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the advantage of performing a color space conversion on the video data and further realize claimed color space conversion circuit coupled between the video input port and the video input buffer as taught by Hardiman in the system of Dea.

8. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over the system of Dea and Abramatic et al. as applied to claim 13 above, and further in view of Yan '374.



Art Unit: 2614

Considering claim 18, the system of Dea and Abramatic et al. disclose all the claimed limitations except for the claimed wherein the apparatus comprises part of a video conferencing system.

Nonetheless, Dea teaches a compressed video data is being generated and utilized from the disclosed compression/decompression accelerator 120 as described at column 4, line 17-22. Additionally, Yan teaches the generated compressed video signal that is commonly having the application in videophone, video conference and other audio-visual transmission over networks as described at column 3, lines 52-64, and which immanently consists part of a video conference system.

Since Dea recognizes a compressed video data is being generated and utilized as described above, and further Yan additionally demonstrated compressed video data has an applications in the usage of video conference which would have be immanently consists part of a video conference system. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the claimed apparatus comprises part of a video conferencing system as taught by Yan in the system of Dea and Abramatic et al. , in order to recognize the benefit of bandwidth conservation of compressed video data in the usage of video conferencing.

9. Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over the system of Dea and Abramatic et al. as applied to claim 13 above, and further in view of Hardiman ' 223.

Considering claim 19, the system of Dea and Abramatic et al. disclose all the claimed limitations except for the claimed **color space conversion circuit** coupled between the video input port and the video input buffer.

Hardiman discloses an invention which relates to compression coding of a video program. Hardiman discloses the claimed color space conversion circuit coupled between the video input port and the video input buffer is met by the subsampler and color space converter 80 ( column 3, lines 47-57, column 6, lines 55-64, and FIG. 2), where the described video data/bus and the subsample FIFO are considered as the video input port and buffer, respectively.

Since it is well known in the art that the color space conversion on video would be recognized the benefit of properly converting the video information from a computer processed information into a displayable signal for image displaying (column 3, lines 47-57). Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to recognize the advantage of performing a color space conversion on the video data and further realize the claimed color space conversion circuit coupled between the video input port and the video input buffer as taught by Hardiman in the system of Dea and Abramatic et al..

### *Response to Arguments*

10. Applicant's arguments filed on August 24, 2001 have been fully considered but they are not persuasive.

***Applicant Arguments***

- a) Applicant argues that in contrast, the present invention discloses a **graphic controller** within a core logic unit (See Fig. 2, and page 8, lines 4-6 of the instant application) ... Specifically, the core logic unit in the present invention includes **the graphic controller and the circuitry of north bridge 118**.
- b) Applicant argues that there is no suggestion, either explicit or implicit, within Dea or within Dea in combination with Abramatic, to include the graphics controller within the core logic unit.
- c) Applicant argues that claims 2-7 and 9-12, which depend on claim 13, are for the same reasons in condition for allowance and for reasons of the unique combinations recited in such claims.

***Examiner Response***

- a) & b) In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., the core logic unit in the present invention includes **the graphic controller and the circuitry of north bridge**) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). Nevertheless given the broadest interpretation of the claimed limitation of the apparatus resides inside of a core logic chip for a computer system. It is noted the description of the compress/decompression accelerator 120 that includes the function

frame difference block 220 at column 6, lines 36-44, and column 5, lines 42-47, and depicted in FIG. 1 and 2, whereas the description at column 5 and Fig. 2 elucidated the compressor/decompressor 120 is a circuitry within the video interface system that interface with the processor 112 to the RAM by way of accelerator bus interface. Therefore, it is considered that description of the compressor/decompressor 120 teaches the claimed apparatus resides inside a core logic chip, and thus the applicant's argument is deemed not persuasive.

c) Since applicant does not present any additional argument concerning the rejection of the dependent claims. Thus no further response is deemed necessary in view of examiner's response on the corresponding independent claims 1 and 13 above in (a) and (b).

### *Conclusion*

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

Art Unit: 2614

however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Linus H. Lo whose telephone number is (703) 305-4039.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reinhard Eisenzopf, can be reached at (703) 305-4711.

**Any response to this action should be mailed to:**

Commissioner of Patents and Trademarks

Washington, D.C. 20231

**or faxed to:**


**(703) 872-9314 (for Technology Center 2600 only)**

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is (703) 306-0377.

lhl

*h*

  
MICHAEL LEE  
PRIMARY EXAMINER

November 1, 2001